Abstract-A new quasi-2-D model for laterally diffused metaloxide-semiconductor radio-frequency power transistors is described in this paper. We model the intrinsic transistor as a series laterally diffused p-channel and n-type drift region network, where the regional boundary is treated as a reverse-biased p + -n diode. A single set of 1-D energy transport equations is solved across a 2-D cross section in a "current-driven" form, and specific device features are modeled without having to solve regional boundary node potentials using numerical iteration procedures within the model itself. This fast process-oriented nonlinear physical model is scalable over a wide range of device widths and accurately models direct-current and microwave characteristics. 
I. INTRODUCTION
T HE Laterally diffused MOS (LDMOS) device structure is widely used in silicon FETs for RF and microwave power amplifiers for communication applications and is the dominant technology for cellular infrastructure. Indeed, LDMOS technologies are now available, achieving 73% efficiency with a gain of 23 dB, breakdown voltages of over 110 V over a 1 W/mm gate periphery, and operating frequencies up to 3.8 GHz [1] . Fig. 1 shows a LDMOS die in a microwave power package. Fig. 2 shows a schematic cross section of a LDMOS transistor. A consequence of its structural asymmetry is that the charge and field distributions associated with the laterally diffused p-channel (PHV) and n-type drift (NHV) regions have complex drain-bias dependence, which presents technology-specific difficulties to the various modeling approaches adopted. Generally, semiconductor devices are modeled by using equivalent circuit models extracted from dc and microwave measurements or by using simulation software based on the physical descriptions of the transistor and the transport parameters of electrons and holes in the semiconductor material. More recently, models have been developed that account for the electrothermal and electromagnetic interactions of devices that have been shown to be particularly important for large power transistors [2] .
Although many studies have attempted to model different LDMOS architectures using subcircuit models, here, we focus on the development of consistent physical compact models for all specific device characteristics. Full 2-D numerical MOSFET models do allow insight into the device physics, but their intensive computational requirements generally render them too cumbersome and slow for most circuit simulation applications [3] . On the other hand, physical compact models achieve the speed and robustness required for circuit simulation by describing terminal attributes such as charges, currents, and capacitances by a simplified single set of consistent, continuous, and accurate physics-based equations [4] . A quasi-2-D (Q2-D) modeling approach, which is used successfully to model compound semiconductor metal-semiconductor FETs and high-electron mobility transistors [5] - [8] , achieves the simplicity, speed, and robustness of physical compact models while also providing an accurate model by taking into account the most important physical phenomena occurring in the device.
The general modeling strategy for the physically based compact models for LDMOS is to divide the device into two components: an intrinsic MOS channel and a drift region, where the former is modeled as a high-voltage MOS transistor and the latter as a nonlinear resistor and/or a junction FET. The drift region has often been subdivided into two or more regions: an accumulation region due to a gate overlap, a drift region with a cylindrical junction, an upper surface accumulation/depletion region under the field plate, and a drift region without a field plate [9] - [15] . Another key feature of these models is the inclusion of internal drain potentials at regional boundaries that are solved by numerical iteration procedures within the model itself.
The two main approaches to modeling the intrinsic transistor are based on the drift-diffusion approximation (i.e., neglecting hot carriers) and centered on either the inversion charge (IC) or surface potential (SP) of the MOSFET channel. Here, the drain current and terminal charges are indirect functions of the terminal voltages through either the SP or IC density. Conventional SP models are based on the original charge-sheet approximation [16] , and the IC models are based on charge density approximations obtained from the Unified Charge Control model [17] . Examples of IC compact models are the advanced compact MOSFET [18] , BSIM5 [19] , and EKV [20] . However, it is the SP-based modeling approach that has taken the lead position in recent years, and an important example is the PSP model [21] , which is a combination of the MM11 [22] and SP [23] models.
SP-based LDMOS models have been reported for dc operation only [24] and for the dc and ac domains [25] . The latter combines the low-voltage MOS region with the high-voltage drift region but does not demonstrate scalability. Although good accuracy for dc operation has been achieved by other models, these have lacked accuracy for the ac domain and scalability, particularly with NHV length, temperature, and device width [26] - [29] . Chauhan et al. present an IC-based scalable general high-voltage MOSFET model, i.e., applicable to any highvoltage MOSFET with an extended drift region, which is based on the EKV model and includes physical effects such as quasisaturation, impact ionization, and self-heating [10] .
The Q2-D model for LDMOS described in this paper uses a 1-D transport model applied across a 2-D cross section. Separating the full 2-D device equations into their x and y components allows us to rewrite them in a simplified hydrodynamic "current-driven" form. The electron energy transport equations are then solved in the intrinsic transistor, which is modeled as a PHV-NHV series network where the regional boundary is treated as a reverse-biased p + -n diode. The nonlinear algorithm takes account of the PHV and NHV issues discussed previously, does not require numerical iteration of any internal potentials, and allows accurate and predictive LDMOS transistor modeling without the need for intermediate measurement and equivalent circuit modeling. Simulation times are fast, and when combined with a low memory footprint, this makes the Q2-D simulator suitable for device and circuit simulation. Fig. 3 shows a schematic cross section of the simplified intrinsic LDMOS transistor, which serves as the foundation for the physical Q2-D model and the simulator described in this section. Doping concentrations in the PHV and NHV regions are approximated from cross sections toward the surface derived from 2-D process simulations [30] of a seventh-generation RF LDMOS transistor, which is manufactured by Freescale. We model the intrinsic transistor as a PHV-NHV series network where the PHV region is treated as a short-channel ideal MOSFET. The NHV region is treated as a series combination of the space-charge and quasi-neutral (QN) n-regions associated with the reverse-biased p + -n diode. Essentially, the Q2-D model assumes that the electric field in the active channel region is 1-D while retaining a sufficiently accurate 2-D physical description of the conduction channel. Under these assumptions and the application of Gauss's law to an incremental volume with a uniform cross-sectional area defined by the Gaussian surface shown in Fig. 3 , we can reduce the 2-D Poisson equation to 1-D slices as follows:
II. Q2-D LDMOS MODEL

A. Basic Assumptions
Here, E is the electric field, n(x) is the carrier density, and the effective doping density N (x) is a function of the doping density in the y-direction. This is then solved self-consistently with a simplified 1-D solution of the hot-electron equations in a "current-driven" form, where the static drain-to-source current I DS through the device is assumed constant and the drain-tosource voltage V DS is given by
Here, V GS is the gate-to-source voltage, T is the absolute temperature, E(x) is the lateral electric field, L PHV is the PHV length, L NHV is the NHV length, and V QN is the QN voltage.
Subscript i represents the step at each incremental length of the conduction channel Δx.
B. Transport Model
The transport equation is obtained from the currentcontinuity equation and Gauss's law for an incremental slice and the simplified energy and momentum conservation equations. The simulation boundaries of each slice are defined by the device width Z, the total active channel height Y (x), and the slice width Δx. The intrinsic transistor is divided into slices of width less than the Debye length of the semiconductor material, and the transport model equations for silicon are written in terms of a finite differencing scheme where subscripts i and i − 1 denote local values at the conduction-channel points as follows:
where
μ(x) is the electron mobility, v(x) is the electron velocity, ω(x) is the average electron energy, and E SS (x) is the measured steady-state electric field. Equation (3) is the current-continuity equation, where the product Y (x)n(x) is the sheet carrier density; (4) is Gauss's law applied to a slice; and (5) is the energy conservation equation. The steady-state electric field, i.e., at point x, is a function of the average electron energy, doping density, and temperature and is obtained from a curve fit to Monte Carlo data [31] . The measured field-dependent steady-state velocity can be fit by
where, from [32] , the critical electric field E c = 1.01 × T 1.55 , the fitting parameter β = 2.57 × 10 −2 × T 1.55 , and the lowfield mobility μ n 0 = v Sat,Si /E c . The saturation drift velocity of electrons in silicon is given by (8) where v S0 = 2.4 × 10 5 m/s, C = 0.8, and I = 600 K [32] . The rearrangement of the discretized current-continuity and Gauss's equations produces a quadratic in E i (x), where one of the roots is positive and is used to obtain the channel electric field [6] . The hot-electron transport equations describing the model are solved in 1-D, along the active channel in the PHV and NHV regions. Next, we present details of the active channel height and doping profiles in these regions; note that, from here, we omit i subscripts for clarity.
C. PHV Region
Under the assumption that, in the PHV region, the gate area is equal to the active channel area, we obtain a current-continuity expression similar to that of (3) as follows:
where Q inv (x) is the IC per unit gate area responsible for current conduction. The charge control element is based on the charge-sheet model [33] , which assumes that the charges are located in an inversion layer very close to the silicon surface and that there is no potential drop or band bending across this thin sheet of charge. The IC density is given by
where ϕ S (x) is the SP, ε Si is the silicon permittivity, N A (x) is the acceptor impurity density of the p-type (boron doped) silicon, V T (x) is the threshold voltage, and V (x) is the channel potential. The gate-oxide capacitance per unit area is C ox = ε ox /d ox , where the oxide permittivity ε ox is about 10 −11 F/m and the oxide thickness d ox is about 200 Å. A key parameter of a MOSFET device is the threshold voltage, which is defined by
Here, V FB (x) is the flatband voltage given by
where the energy gap of silicon is E g ∼ 1.12 eV and the difference between the Fermi and intrinsic levels ϕ B (x) is
The intrinsic carrier density
. The SP is related to the channel potential, i.e.,
Using (10), we obtain the conductive channel height at any position x along the conduction channel in the PHV region from the following expression:
The consideration of nonuniform doping profiles in the PHV region is important in order to enable the appropriate representation of the fabrication processes used in our model. Although there exists a nonuniform doping profile in the y-dimension, for good approximation, the profile remains essentially uniform on a scale comparable with the conduction-channel height; thus, we employ only a laterally decaying surface doping profile for increasing x. The net effect of such a profile is a nonuniform conduction-channel charge and height.
D. NHV Region
We model the NHV region as a series combination of the space-charge and QN n-regions associated with the reverse-biased p + -n diode, where the lateral electric field is the driving force for the reverse saturation drift current. Under negative bias, the lateral extension of the depletion layer into the NHV region is given by
where the maximum in the electric field E max (x) = E(x = L PHV ) occurs at the PHV-NHV boundary. Assuming that no current flows within vertical space-charge regions associated with the field plate and reverse-biased NHV-P-epitaxial layer (P-epilayer) boundary, i.e., w FP (x) and w Vert (x), respectively, the effective cross-sectional area of a lateral current flow is ZY (x), where the active channel height is
Here, L FP is the length of the field plate, and d NHV is the NHV depth, where the latter is assumed constant along its length. The vertical depletion width w Vert (x) at any point x along the channel [34] is given by
where N A,EPI is the uniform P-epilayer doping, and V bi (x) is the built-in potential across the diode as follows:
For the case where the SP ϕ S (x) ∼ V (x) is greater than or equal to the field-plate potential V FP ∼ V GS , we can obtain the vertical depletion width due to the field plate from the MOS capacitance theory [35] as follows:
However, when x > L FP , we use (17) to calculate Y (x) but with w FP (x) = 0. Note that, for simplicity, we treat the vertical and lateral depletion processes independently when, in reality, there exists a complex interaction between them. For a QN length L QN = L NHV − w Lat , we use a simple expression to calculate the QN voltage of the form as follows:
The resistivity of the ntype (arsenic doped) silicon is approximated from ρ(
As with the PHV region, consideration of nonuniform doping profiles in the NHV region is important for an appropriate representation of the fabrication processes. We incorporate the surface doping profile N D,S (x) that increases to a plateau for increasing x. In practice, the NHV doping profile is also nonuniform in the y-dimension, and we accommodate this with the use of an effective lateral profile given by
E. Physical Simulation Algorithm
At this point, we stress that, along with the Q2-D assumptions already mentioned, we also assume that, at the PHV-NHV boundary, generation and recombination currents are negligible, and Kirchhoff's current and voltage laws hold. The simulation proceeds by solving the discretized model equations over the simulation domain, extending from the edge of the source contact to the edge of the drain contact, for given instantaneous values of source current and gate voltage. To determine the initial electric field at the source end of the PHV channel E(x = 0), we use the current-continuity equation under the assumption that the electrons are cool (v = μE) in this low-field region. At each mesh point, the model variables, including the channel charge and the conduction-channel height, are calculated, and the steady-state electric field, which is a function of the average electron energy w(x), is obtained from the curve that fits to Monte Carlo simulation data. As aforementioned, the channel electric field is then calculated by solving the quadratic form of the discrete version of the coupled current-continuity and Gauss's equations, and this is numerically integrated to obtain its corresponding channel potential
A similar procedure is implemented at each mesh point until the PHV-NHV boundary is reached, thus completing a full simulation of the PHV channel. For the NHV simulation, the boundary conditions at x = L PHV are determined from the outputs of the PHV simulation. The NHV simulation proceeds across the lateral depletion width w Lat in a similar form to that outlined for the PHV channel, but here, the conduction-channel height is obtained by different means, as previously shown. Finally, the QN voltage is obtained from (21) to complete the full simulation of the NHV region. Thus, as shown in (2), the Q2-D algorithm gives access to the dc characteristics in a "current-driven" form, where V DS is the channel potential at x = L PHV + L NHV for the given instantaneous values of I DS and V GS .
Small-signal microwave S-parameters can be obtained using a previously reported two-stage multifrequency extraction scheme [6] . This scheme uses V GS and I S as independent variables and the gate current and I DS as dependent variables, and utilizes short-and open-circuit terminations. Extrinsic parasitic impedances are added to the frequency-dependent admittance parameters of the intrinsic device to produce corresponding S-parameters. The Q2-D time-domain LDMOS simulation can also be applied to large-signal simulations by embedding the simulator in a dedicated time-domain circuit or a commercially available circuit simulator.
III. DEVICE CHARACTERISTICS
The validation of the accuracy of the Q2-D model for LDMOS has been carried out by comparing the simulated and measured data from 2.3, 4.8, and 9.6 mm-total-gate-width (4, 8, and 16 drain fingers × 600 μm unit width, respectively) seventh-generation HV7 LDMOS transistors. Fig. 4 shows the device's PHV and NHV structure and doping profile; the P-epilayer doping concentration used is N A,EPI ∼ 10 15 cm −3 . The simulated data were obtained using 188 conductionchannel slices, and measurements were made on-wafer with the transistors being contacted by ground-signal-ground RF probes. The temperature-controlled wafer chuck maintained the ambient reference temperature at a constant 298 K throughout the measurements. The measured data were obtained under pulsed conditions to preserve isothermal conditions: the pulsewidth was 2 μs with a pulse period of 400 μs, resulting in a duty cycle of 0.5%. A wide range of gate-and drainbias conditions were employed to sample the transistor output characteristics comprehensively.
The raw measured data were referenced to the intrinsic reference plane of the transistor by deembedding the extrinsic resistances from the raw measured data at the probe-tip measurement plane using
where R D and R S are the extrinsic drain and source resistances, respectively. These extrinsic resistance values were obtained from broadband S-parameter measurements of the transistor biased in "Cold FET" conditions, as outlined in [36] . The measured and simulated data are then scaled to the periphery. Fig. 5 shows the excellent agreement obtained between the measured and simulated data, over a wide range of gate biases typically found in operation of the transistor. We produced the simulated data entirely from the Q2-D model using the physical data of the LDMOS transistor, which was obtained from fabrication process data, process simulation, and the transport parameters outlined in Section II.
In Fig. 6 , we compare the deembedded pulsed measured dc I DS -V DS characteristics of the 4.8 mm transistor with the Q2-D simulation data at gate biases close to the threshold voltage, which is about 2.7 V, and again, the agreement between the measured and predicted data is excellent. A comparison between the measured and modeled dc transconductance G m = ∂I DS /∂V GS obtained for the 4.8 mm transistor at various gate biases is shown in Fig. 7 , which demonstrates further that our Q2-D model for LDMOS provides an accurate description of the intrinsic LDMOS dc characteristics over a wide range of bias conditions. Results from a 2-D simulation of the 4.8 mm LDMOS device using the Synopsys Sentaurus Device simulator [30] are superimposed on the lateral electric field Q2-D simulation data shown in Fig. 8 . Reasonable agreement between the simulations is achieved for parameters that are essentially assumed to be 1-D in the active conduction channel.
In Fig. 9 , we present the isothermal Q2-D-model dc characteristics previously shown in Fig. 4 and compare these with thermally degraded curves we obtained using the temperaturedependent model parameters outlined in Section II. The thermally degraded curves show the negative differential decrease in drain-to-source current at higher drain-to-source voltages resulting from self-heating effects observed for LDMOS RF power transistors [1] , [37] . Model scalability is another important and desirable characteristic of a device model. Fig. 10 shows a comparison between the measured and simulated dc I DS -V DS characteristics of 2.4, 4.8, and 9.6 mm LDMOS transistors, which demonstrates that the Q2-D model scales excellently over a wide range of device widths.
We also report that good agreement between simulated and measured S-parameter data is obtained, where, e.g., at 1 GHz and 2.8 V gate bias, the gain magnitude |S 21 | is about 10 and the phase is about 100 K. At this gate bias and a drain voltage of 30 V, Q2-D large-signal modeling typically produces conservative gate and drain charges of 1.5 and 2.5 pC, respectively, which is in good agreement with charges obtained through a large-signal root model extraction from intrinsic measured data [1] .
We now highlight the Q2-D simulator's low memory footprint and extremely fast computation time, which is able to evaluate a dc I DS -V DS point in less than 1 ms on a core i7 personal computer, thus simulating 20 cycles of RF at 1 GHz in less than 1 s. This is comparable with other nonlinear equivalent circuit models and is 10 000 s times faster than commercially available full 2-D device simulators such as the Synopsys Sentaurus device [30] .
IV. CONCLUSION
We have described a new Q2-D physical model for RF power LDMOSFETs, where the intrinsic transistor is modeled as a PHV-NHV series network and the regional boundary is treated as a reverse-biased p + -n diode. This "current-driven" model solves simplified 1-D hydrodynamic electron energy equations in the active channel, which is described by its 2-D cross section, and does not require numerical iteration of any internal potentials within the model itself. The Q2-D simulator is capable of accurately modeling LDMOS specific features and demonstrates good model accuracy in dc and microwave simulations over a wide range of bias conditions. Moreover, it is scalable over a wide range of device widths and facilitates accurate LDMOS transistor modeling at an execution speed sufficiently fast for circuit simulation applications. This makes the Q2-D simulator for LDMOS an attractive proposition for predictive modeling.
